

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P. D. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION N	1O.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/667,073		09/18/2003	Takashi Naiki	81876.0058	6849
26021	7590	04/05/2004		EXAMINER	
HOGAN	& HAR	TSON L.L.P.	MANDALA, VICTOR A		
500 S. GI SUITE 1	RAND AV 900	ENUE		ART UNIT	PAPER NUMBER
LOS ANGELES, CA 90071-2611				2826	
				DATE MAIL ED: 04/05/200	4

Please find below and/or attached an Office communication concerning this application or proceeding.

				gm				
·		Application No.	Applicant(s)					
Office Action Summary		10/667,073	NAIKI, TAKASHI					
		Examiner	Art Unit					
		Victor A Mandala Jr.	2826					
Period fo	The MAILING DATE of this communication app	pears on the cover sheet wit	h the correspondence addres	s				
	· •	VIC OFT TO EVOIDE 2 M	NITH(S) EDOM					
THE - Exte after - If the - If NC - Failu Any	ORTENED STATUTORY PERIOD FOR REPL MAILING DATE OF THIS COMMUNICATION. nsions of time may be available under the provisions of 37 CFR 1.1 SIX (6) MONTHS from the mailing date of this communication. a period for reply specified above is less than thirty (30) days, a repl operiod for reply is specified above, the maximum statutory period are to reply within the set or extended period for reply will, by statute reply received by the Office later than three months after the mailing ed patent term adjustment. See 37 CFR 1.704(b).	I36(a). In no event, however, may a re by within the statutory minimum of thirty will apply and will expire SIX (6) MONT e, cause the application to become ABA	ply be timely filed (30) days will be considered timely. (HS from the mailing date of this communication (35 U.S.C. § 133).	nication.				
Status								
1)⊠	Responsive to communication(s) filed on 18 S	September 2003.						
<i>,</i> —	•	s action is non-final.						
3)	, -							
	closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.							
Disposit	ion of Claims							
4)🖾	Claim(s) 19-24 is/are pending in the applicatio	n.						
	4a) Of the above claim(s) is/are withdrawn from consideration.							
5)	Claim(s) is/are allowed.							
6)⊠	Claim(s) <u>19-23</u> is/are rejected.							
7)	Claim(s) is/are objected to.							
8)□	Claim(s) are subject to restriction and/o	or election requirement.						
Applicati	ion Papers							
9)[The specification is objected to by the Examine	er.						
10)	The drawing(s) filed on is/are: a) acc	cepted or b) objected to be	y the Examiner.					
	Applicant may not request that any objection to the	drawing(s) be held in abeyand	ce. See 37 CFR 1.85(a).					
	Replacement drawing sheet(s) including the correct	tion is required if the drawing(s) is objected to. See 37 CFR 1.	.121(d).				
11)	The oath or declaration is objected to by the Ex	xaminer. Note the attached	Office Action or form PTO-1	52.				
Priority ι	under 35 U.S.C. § 119							
• —	Acknowledgment is made of a claim for foreign All b) Some * c) None of:		119(a)-(d) or (f).					
	1. Certified copies of the priority document2. Certified copies of the priority document		polication No					
	3. Copies of the certified copies of the prior	•	·	20				
	application from the International Burea	· ·	Occived in this Hational Cia	,0				
* 5	See the attached detailed Office action for a list	, , , , , , , , , , , , , , , , , , , ,	eceived.					
Attachmen	• •							
	ce of References Cited (PTO-892)		ummary (PTO-413) VMail Date					
	ce of Draftsperson's Patent Drawing Review (PTO-948) mation Disclosure Statement(s) (PTO-1449 or PTO/SB/08))/Mail Date formal Patent Application (PTO-152	2)				
	er No(s)/Mail Date 9/18/03.	6) 🔲 Other:	•					

DETAILED ACTION

Drawings

1. The drawings are objected to under 37 CFR 1.83(a). The drawings must show every feature of the invention specified in the claims. Therefore, another IC chip as claimed in claim 22 must be shown or the feature(s) canceled from the claim(s). No new matter should be entered.

A proposed drawing correction or corrected drawings are required in reply to the Office action to avoid abandonment of the application. The objection to the drawings will not be held in abeyance.

Claim Objections

2. Claim 22 is objected to because of the following informalities: the terminology of substrate/another IC chip is informal and should be replaced with "or". Appropriate correction is required.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 19-24 are rejected under 35 U.S.C. 103(a) as being unpatentable over U.S. Patent No. 6,278,128 Noji et al. in view of Japanese Patent No. 63-122150 Yamaguchi.

Application/Control Number: 10/667,073 Page 3

Art Unit: 2826

3. Referring to claim 19, an IC chip comprising at least one externally and selectively cuttable member, (Noji et al. Figure 6a #96), having at least one cuttable section, (Noji et al. Figure 6a narrow part of #96), the cuttable member, (Noji et al. Figure 6a #96), including a multiplicity of cuttable points, (Yamaguchi Figure 1 #3 and see **), wherein said cuttable member remain cut open so long as at least one cuttable point remains cut open, and wherein said cuttable member includes a multiplicity of cuttable sections which are coupled at one ends thereof with the same electric potential and coupled at the other ends thereof with respective logic circuits, (Noji et al. Figure 9).

- ** Noji et al. teaches all of the claimed matter except for the teachings of multiple cuttable sections in the cuttable member, but Yamaguchi does. Yamaguchi et al. teaches all of the claimed matter except for the teachings of the member being connected to as logic circuit. It would have been obvious to one having skill in the art at the time the invention was made to combine the teachings of Yamaguchi with the teachings of Noji et al. because by making the cuttable member have multiple cutting points allows the member to be cut in another area if the first area was unable to be cut because of a dust particle or the like deposited in the first area, (Yamaguchi Japanese Patent Abstract Constitution Lines 5-10).
- 4. Referring to claim 20, an IC chip, wherein said cuttable sections have a linear portion of a uniform width, (Noji et al. Figure 6A #96 the narrow section of the fuse and Yamaguchi Figure 1 #3).
- 5. Referring to claim 21, an IC chip, wherein each of said cuttable sections has a narrow portion, (Noji et al. Figure 6A #96 the narrow section of the fuse and Yamaguchi Figure 1 #3),

Application/Control Number: 10/667,073

Art Unit: 2826

formed between two wide portions, (Noji et al. Figure 6A #96 the wide section of the fuse and Yamaguchi Figure 1 area of #2).

- Referring to claim 22, a semiconductor device, comprising: an IC chip having at least one 6. externally and selectively cut member, (Noji et al. Figure 6a #96), including at least one cut section, (Noji et al. Figure 6a narrow part of #96), the cut member, (Noji et al. Figure 6a #96), including a multiplicity of cut points, (Yamaguchi Figure 1 #3 and see **), said cut member working normally when at least one of said cut points remains cut open, (Yamaguchi Figure 1 #3 and see **), and bumps, (Noji et al. Figure 6a&b #78), formed on the same side of the IC chip, (Noji et al. Figure 6a&b #62), as the cut member in association with respective cut points, (Noji et al. Figure 6A #96 the narrow section of the fuse and Yamaguchi Figure 1 #3); a substrate/another IC chip, (Noji et al. Figure 12); and a connection member made of an anisotropic conductor, (Yamaguchi Japanese Patent Abstract Constitution Lines 1-5 and SEE ***), and sandwiched between said IC chip and said substrate/another IC chip, (Noji et al. Figure 12), wherein said IC chip and said substrate/another IC chip, (Noji et al. Figure 12) are pressed together, and wherein said cut member, (Noji et al. Figure 6a #96), includes a multiplicity of cut sections, (Yamaguchi Figure 1 #3 and see **), which are coupled at one ends thereof with the same electric potential and coupled at the other ends thereof with respective logic circuits, (Noji et al. Figure 9).
- ** Noji et al. teaches all of the claimed matter except for the teachings of multiple cuttable sections in the cuttable member, but Yamaguchi does. Yamaguchi et al. teaches all of the claimed matter except for the teachings of the member being connected to as logic circuit. It would have been obvious to one having skill in the art at the time the invention was made to

Application/Control Number: 10/667,073

Art Unit: 2826

combine the teachings of Yamaguchi with the teachings of Noji et al. because by making the cuttable member have multiple cutting points allows the member to be cut in another area if the first area was unable to be cut because of a dust particle or the like deposited in the first area, (Yamaguchi Japanese Patent Abstract Constitution Lines 5-10).

- *** Noji et al. discloses the claimed invention except for the material of the cuttable members and more specifically being made out of an anisotropic material, but Yamaguchi does. It would have been obvious to one having ordinary skill in the art at the time the invention was made to make the cuttable members out of an anisotropic material, since it has been held to be within the general skill of a worker in the art to select a known material on the basis of its suitability for the intended use as a matter of obvious design choice. In re Leshin, 125 USPQ 416.
- 7. Referring to claim 23, a semiconductor device, wherein said cut sections have a linear portion of a uniform width, (Noji et al. Figure 6A #96 the narrow section of the fuse and Yamaguchi Figure 1 #3).
- 8. Referring to claim 24, a semiconductor device, wherein each of said cut sections has a narrow portion, (Noji et al. Figure 6A #96 the narrow section of the fuse and Yamaguchi Figure 1 #3), formed between two wide portions, (Noji et al. Figure 6A #96 the wide section of the fuse and Yamaguchi Figure 1 area of #2).

Art Unit: 2826

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Victor A Mandala Jr. whose telephone number is (571) 272-1918. The examiner can normally be reached on Monday through Thursday from 8am till 6pm..

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Nathan J Flynn can be reached on (571) 272-1915. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at \$66-217-9197 (toll-free).

NATHAN J. FLYNN SUPERVISORY PATENT EXAMINER TECHNOLOGY CENTER 2800

VAMJ 3/31/04